

**Amendments to the Claims:**

Please amend claims 1 and 5-11, cancel claim 4 and add claims 12 and 13 as shown in the following listing of claims. This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (currently amended) A chip for processing a content, comprising at least a microprocessor, characterized in that said chip includes an integrated non-volatile programmable memory of restoring for storing protection data and protected data, said protection data being intended to provide a level define a protection level for authorizing/denying access to said protected data by said microprocessor while a program is executed, wherein said level of protection data represents at least one of a software and a hardware protection scheme and is said protection data is only modifiable so as to increase the said protection level and said protected data includes data to activate/deactivate an optional feature of the chip.
2. (canceled)
3. (previously presented) A chip according to Claim 1, wherein said protection data includes a password, said access being authorized/denied through a password check.
4. (canceled)

5. (currently amended) A chip according to Claim-4\_1, wherein said optional feature is a connection to an external device for downloading a program and/or data ~~for~~from said external device.

6. (currently amended) A chip according to Claim-4\_1, wherein said protected data ~~include~~includes data to activate/deactivate an external boot program for said microprocessor, said external boot program including instructions for downloading a new boot program for said microprocessor from an external memory.

7. (currently amended) A chip according to Claim 1, wherein said protection data ~~include~~includes a value defining an address limit from which ~~from~~the data stored at said memory are protected data and access to such protected data is denied.

8. (currently amended) A chip according to Claim 7, wherein said protected data ~~include~~includes programs and data operating a conditional-access dedicated microprocessor.

9. (currently amended) A device intended to recover a content from a media and to process said content, said device including a connection to said media and a chip, wherein the chip comprising:  
at least a microprocessor; and  
an integrated non-volatile programmable memory of~~restoring~~for storing protection data and protected data, said protection data being intended to ~~represent a level~~define a protection level for authorizing/denying access to said protected data by said

microprocessor while a program is executed, wherein said level of protection data represents at least one of a software and a hardware protection scheme and is said protection data is only modifiable so as to increase the said protection level and said protected data includes data to activate/deactivate an optional feature of the chip.

10. (currently amended) A device as claimed in Claim 9, wherein the device is intended to process encrypted video/audio data.

11. (currently amended) A method for obtaining a protected chip including at least a microprocessor, said method using a chip, said method including:

using at least an authorized access to modify protected data in an integrated non-volatile memory,

protecting the access to said protected data in said integrated non-volatile memory by modifying protection data in order to deny said access, wherein said protection data being intended to provide a level define a protection level for authorizing/denying access to said protected data by said microprocessor while a program is executed, wherein said level of protection data represents at least one of a software and a hardware protection scheme and is said protection data is only modifiable so as to increase the said protection level and said protected data includes data to activate/deactivate an optional feature of the chip.

12. (new) A chip according to Claim 1 further comprising a random logic coupled between said integrated non-volatile programmable memory and a connection bus of said microprocessor.

13. (new) A chip according to Claim 1, wherein said microprocessor is a processor having a MIPS instruction set.